-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/2347/
-----------------------------------------------------------

Review request for Default.


Repository: gem5


Description
-------

Changeset 10291:3364fc2e90b6
---------------------------
ruby: slicc: change the way configurable members are specified
There are two changes this patch makes to the way configurable members of a
state machine are specified in SLICC.  The first change is that the data
member declarations will need to be separated by a semi-colon instead of a
comma.  Secondly, the default value to be assigned would now use SLICC's
assignment operator i.e. ':='.


Diffs
-----

  src/mem/protocol/MESI_Three_Level-L0cache.sm 79fde1c67ed8 
  src/mem/protocol/MESI_Three_Level-L1cache.sm 79fde1c67ed8 
  src/mem/protocol/MESI_Two_Level-L1cache.sm 79fde1c67ed8 
  src/mem/protocol/MESI_Two_Level-L2cache.sm 79fde1c67ed8 
  src/mem/protocol/MESI_Two_Level-dir.sm 79fde1c67ed8 
  src/mem/protocol/MESI_Two_Level-dma.sm 79fde1c67ed8 
  src/mem/protocol/MI_example-cache.sm 79fde1c67ed8 
  src/mem/protocol/MI_example-dir.sm 79fde1c67ed8 
  src/mem/protocol/MI_example-dma.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_CMP_directory-L1cache.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_CMP_directory-L2cache.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_CMP_directory-dir.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_CMP_directory-dma.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_CMP_token-L1cache.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_CMP_token-L2cache.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_CMP_token-dir.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_CMP_token-dma.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_hammer-cache.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_hammer-dir.sm 79fde1c67ed8 
  src/mem/protocol/MOESI_hammer-dma.sm 79fde1c67ed8 
  src/mem/protocol/Network_test-cache.sm 79fde1c67ed8 
  src/mem/slicc/ast/FormalParamAST.py 79fde1c67ed8 
  src/mem/slicc/ast/ObjDeclAST.py 79fde1c67ed8 
  src/mem/slicc/ast/StallAndWaitStatementAST.py 79fde1c67ed8 
  src/mem/slicc/parser.py 79fde1c67ed8 
  src/mem/slicc/symbols/StateMachine.py 79fde1c67ed8 

Diff: http://reviews.gem5.org/r/2347/diff/


Testing
-------


Thanks,

Nilay Vaish

_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to