changeset 17c5d36dfdac in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=17c5d36dfdac
description:
        cpu: o3: remove unused stat variables.

diffstat:

 src/cpu/o3/commit.hh      |   6 ------
 src/cpu/o3/commit_impl.hh |  16 ++++------------
 2 files changed, 4 insertions(+), 18 deletions(-)

diffs (72 lines):

diff -r 11cb85883e6a -r 17c5d36dfdac src/cpu/o3/commit.hh
--- a/src/cpu/o3/commit.hh      Mon Mar 09 09:39:07 2015 -0500
+++ b/src/cpu/o3/commit.hh      Mon Mar 09 09:39:08 2015 -0500
@@ -492,10 +492,6 @@
     /** Stat for the total number of squashed instructions discarded by commit.
      */
     Stats::Scalar commitSquashedInsts;
-    /** Stat for the total number of times commit is told to squash.
-     * @todo: Actually increment this stat.
-     */
-    Stats::Scalar commitSquashEvents;
     /** Stat for the total number of times commit has had to stall due to a 
non-
      * speculative instruction reaching the head of the ROB.
      */
@@ -530,8 +526,6 @@
 
     /** Number of cycles where the commit bandwidth limit is reached. */
     Stats::Scalar commitEligibleSamples;
-    /** Number of instructions not committed due to bandwidth limits. */
-    Stats::Vector commitEligible;
 };
 
 #endif // __CPU_O3_COMMIT_HH__
diff -r 11cb85883e6a -r 17c5d36dfdac src/cpu/o3/commit_impl.hh
--- a/src/cpu/o3/commit_impl.hh Mon Mar 09 09:39:07 2015 -0500
+++ b/src/cpu/o3/commit_impl.hh Mon Mar 09 09:39:08 2015 -0500
@@ -184,19 +184,18 @@
         .name(name() + ".commitSquashedInsts")
         .desc("The number of squashed insts skipped by commit")
         .prereq(commitSquashedInsts);
-    commitSquashEvents
-        .name(name() + ".commitSquashEvents")
-        .desc("The number of times commit is told to squash")
-        .prereq(commitSquashEvents);
+
     commitNonSpecStalls
         .name(name() + ".commitNonSpecStalls")
         .desc("The number of times commit has been forced to stall to "
               "communicate backwards")
         .prereq(commitNonSpecStalls);
+
     branchMispredicts
         .name(name() + ".branchMispredicts")
         .desc("The number of times a branch was mispredicted")
         .prereq(branchMispredicts);
+
     numCommittedDist
         .init(0,commitWidth,1)
         .name(name() + ".committed_per_cycle")
@@ -282,13 +281,6 @@
         ;
     statCommittedInstType.ysubnames(Enums::OpClassStrings);
 
-    commitEligible
-        .init(cpu->numThreads)
-        .name(name() + ".bw_limited")
-        .desc("number of insts not committed due to BW limits")
-        .flags(total)
-        ;
-
     commitEligibleSamples
         .name(name() + ".bw_lim_events")
         .desc("number cycles where commit BW limit reached")
@@ -994,7 +986,7 @@
         if (interrupt != NoFault)
             handleInterrupt();
 
-        int commit_thread = getCommittingThread();
+        ThreadID commit_thread = getCommittingThread();
 
         if (commit_thread == -1 || !rob->isHeadReady(commit_thread))
             break;
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to