----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/2765/ -----------------------------------------------------------
Review request for Default. Repository: gem5 Description ------- Changeset 10842:dcfb716f577a --------------------------- arm, dev: Add support for a memory mapped generic timer There are cases when we don't want to use a system register mapped generic timer, but can't use the SP804. For example, when using KVM on aarch64, we want to intercept accesses to the generic timer, but can't do so if it is using the system register interface. In such cases, we need to use a memory-mapped generic timer. This changeset adds a device model that implements the memory mapped generic timer interface. The current implementation only supports a single frame (i.e., one virtual timer and one physical timer). Diffs ----- src/dev/arm/RealView.py fbdaa08aaa42 src/dev/arm/generic_timer.hh fbdaa08aaa42 src/dev/arm/generic_timer.cc fbdaa08aaa42 Diff: http://reviews.gem5.org/r/2765/diff/ Testing ------- ARM regressions pass. All backends build. Tested manually with a DTB without support for register-mapped generic timers. Thanks, Andreas Sandberg _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
