Hi all
How can i find the TLB and pagetable latency cycles for
DTLB miss in X86 architecture . I couldnt find it in TLB script file.Thanks in advance Parvathy _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
