----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/3276/ -----------------------------------------------------------
Review request for Default. Repository: gem5 Description ------- Changeset 11296:52bd54c907ea --------------------------- base: Add support for changing output directories This changeset adds support for changing the simulator output directory. This can be useful when the simulation goes through several stages (e.g., a warming phase, a simulation phase, and a verification phase) since it allows the output from each stage to be located in a different directory. Relocation is done by calling core.setOutputDir() from Python or simout.setOutputDirectory() from C++. This change affects several parts of the design of the gem5's output subsystem. First, files returned by an OutputDirectory instance (e.g., simout) are of the type OutputStream instead of a std::ostream. This allows us to do some more book keeping and control re-opening of files when the output directory is changed. Second, new subdirectories are OutputDirectory instances, which should be used to create files in that sub-directory. Signed-off-by: Andreas Sandberg <[email protected]> [[email protected]: Rebased patches onto a newer gem5 version] Signed-off-by: Sascha Bischoff <[email protected]> Signed-off-by: Andreas Sandberg <[email protected]> Diffs ----- src/base/output.cc 14029d75688d src/base/stats/text.cc 14029d75688d src/base/vnc/vncinput.hh 14029d75688d src/base/vnc/vncinput.cc 14029d75688d src/cpu/base.cc 14029d75688d src/cpu/o3/thread_state.hh 14029d75688d src/cpu/simple/probes/simpoint.hh 14029d75688d src/cpu/simple/probes/simpoint.cc 14029d75688d src/cpu/simple_thread.cc 14029d75688d src/dev/arm/hdlcd.hh 14029d75688d src/dev/arm/hdlcd.cc 14029d75688d src/dev/arm/pl111.hh 14029d75688d src/dev/arm/pl111.cc 14029d75688d src/dev/net/etherdump.cc 14029d75688d src/dev/terminal.hh 14029d75688d src/dev/terminal.cc 14029d75688d src/python/swig/trace.i 14029d75688d src/sim/pseudo_inst.cc 14029d75688d src/arch/arm/linux/system.hh 14029d75688d src/arch/arm/linux/system.cc 14029d75688d src/base/output.hh 14029d75688d Diff: http://reviews.gem5.org/r/3276/diff/ Testing ------- Thanks, Andreas Sandberg _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
