----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/3495/ -----------------------------------------------------------
Review request for Default. Repository: gem5 Description ------- Add two new command-line options for the classic memory system: L2 MSHR queue size and hit latency. Default values of these options were based on the config/common/Caches.py In addition, add basic help text for all cache-related command-line options (l1d-size, num-dirs, etc) and clarify if they are intended for both memory system or limited to a specific system. Help text for parameters --smt, --etherdump and --is-switch were updated to the new line limit (79 chars). Diffs ----- configs/common/CacheConfig.py 7e0f869f8f7e configs/common/Options.py 7e0f869f8f7e Diff: http://reviews.gem5.org/r/3495/diff/ Testing ------- Executed successfully bodytrack/simmedium and canneal/simmedium (PARSEC benchmarks) for the ARM ISA. Experimented with: Hit latencies of 4, 10, 20ns and MSHR queue size of 6, and 20. Results available here: http://tinyurl.com/mshr-hl Thanks, Rodrigo Cataldo _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
