changeset 80e79ae636ca in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=80e79ae636ca
description:
        stats: update EIO stats

diffstat:

 tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.ini  |   20 +
 tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.json |   68 +-
 tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simerr      |    1 +
 tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simout      |    6 +-
 tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt   |   14 +-
 tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/config.ini  |   55 +
 tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/config.json |  255 ++-
 tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/simerr      |    1 +
 tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/simout      |    6 +-
 tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/stats.txt   |   21 +-
 tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/config.ini  |  130 ++
 tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/config.json |  648 
++++++---
 tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/simerr      |   11 +-
 tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/simout      |    6 +-
 tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/stats.txt   |   36 +-
 tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/config.ini  |  130 ++
 tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/config.json |  648 
++++++---
 tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/simerr      |   12 +-
 tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/simout      |    6 +-
 tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/stats.txt   |   36 +-
 20 files changed, 1424 insertions(+), 686 deletions(-)

diffs (truncated from 4566 to 300 lines):

diff -r 7106f550afad -r 80e79ae636ca 
tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.ini
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.ini        
Thu Jun 09 11:24:55 2016 -0400
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.ini        
Sun Jun 12 20:02:49 2016 -0400
@@ -14,6 +14,7 @@
 boot_osflags=a
 cache_line_size=64
 clk_domain=system.clk_domain
+default_p_state=UNDEFINED
 eventq_index=0
 exit_on_work_items=false
 init_param=0
@@ -27,6 +28,10 @@
 mmap_using_noreserve=false
 multi_thread=false
 num_work_ids=16
+p_state_clk_gate_bins=20
+p_state_clk_gate_max=1000000000000
+p_state_clk_gate_min=1000
+power_model=Null
 readfile=
 symbolfile=
 thermal_components=
@@ -55,6 +60,7 @@
 checker=Null
 clk_domain=system.cpu_clk_domain
 cpu_id=0
+default_p_state=UNDEFINED
 do_checkpoint_insts=true
 do_quiesce=true
 do_statistics_insts=true
@@ -71,6 +77,10 @@
 max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
+p_state_clk_gate_bins=20
+p_state_clk_gate_max=1000000000000
+p_state_clk_gate_min=1000
+power_model=Null
 profile=0
 progress_interval=0
 simpoint_start_insts=
@@ -140,10 +150,15 @@
 [system.membus]
 type=CoherentXBar
 clk_domain=system.clk_domain
+default_p_state=UNDEFINED
 eventq_index=0
 forward_latency=4
 frontend_latency=3
+p_state_clk_gate_bins=20
+p_state_clk_gate_max=1000000000000
+p_state_clk_gate_min=1000
 point_of_coherency=true
+power_model=Null
 response_latency=2
 snoop_filter=Null
 snoop_response_latency=4
@@ -158,11 +173,16 @@
 bandwidth=73.000000
 clk_domain=system.clk_domain
 conf_table_reported=true
+default_p_state=UNDEFINED
 eventq_index=0
 in_addr_map=true
 latency=30000
 latency_var=0
 null=false
+p_state_clk_gate_bins=20
+p_state_clk_gate_max=1000000000000
+p_state_clk_gate_min=1000
+power_model=Null
 range=0:134217727
 port=system.membus.master[0]
 
diff -r 7106f550afad -r 80e79ae636ca 
tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.json
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.json       
Thu Jun 09 11:24:55 2016 -0400
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.json       
Sun Jun 12 20:02:49 2016 -0400
@@ -6,6 +6,24 @@
         "mmap_using_noreserve": false, 
         "kernel_addr_check": true, 
         "membus": {
+            "point_of_coherency": true, 
+            "system": "system", 
+            "response_latency": 2, 
+            "cxx_class": "CoherentXBar", 
+            "forward_latency": 4, 
+            "clk_domain": "system.clk_domain", 
+            "width": 16, 
+            "eventq_index": 0, 
+            "default_p_state": "UNDEFINED", 
+            "p_state_clk_gate_max": 1000000000000, 
+            "master": {
+                "peer": [
+                    "system.physmem.port"
+                ], 
+                "role": "MASTER"
+            }, 
+            "type": "CoherentXBar", 
+            "frontend_latency": 3, 
             "slave": {
                 "peer": [
                     "system.system_port", 
@@ -14,35 +32,23 @@
                 ], 
                 "role": "SLAVE"
             }, 
-            "name": "membus", 
-            "point_of_coherency": true, 
+            "p_state_clk_gate_min": 1000, 
             "snoop_filter": null, 
-            "forward_latency": 4, 
-            "clk_domain": "system.clk_domain", 
-            "system": "system", 
-            "width": 16, 
-            "eventq_index": 0, 
-            "master": {
-                "peer": [
-                    "system.physmem.port"
-                ], 
-                "role": "MASTER"
-            }, 
-            "response_latency": 2, 
-            "cxx_class": "CoherentXBar", 
+            "power_model": null, 
             "path": "system.membus", 
             "snoop_response_latency": 4, 
-            "type": "CoherentXBar", 
-            "use_default_range": false, 
-            "frontend_latency": 3
+            "name": "membus", 
+            "p_state_clk_gate_bins": 20, 
+            "use_default_range": false
         }, 
         "symbolfile": "", 
         "readfile": "", 
         "thermal_model": null, 
         "cxx_class": "System", 
+        "work_begin_cpu_id_exit": -1, 
         "load_offset": 0, 
         "work_begin_exit_count": 0, 
-        "work_end_ckpt_count": 0, 
+        "p_state_clk_gate_min": 1000, 
         "memories": [
             "system.physmem"
         ], 
@@ -62,7 +68,8 @@
         }, 
         "mem_ranges": [], 
         "eventq_index": 0, 
-        "work_begin_cpu_id_exit": -1, 
+        "default_p_state": "UNDEFINED", 
+        "p_state_clk_gate_max": 1000000000000, 
         "dvfs_handler": {
             "enable": false, 
             "name": "dvfs_handler", 
@@ -88,16 +95,25 @@
         }, 
         "cache_line_size": 64, 
         "boot_osflags": "a", 
+        "system_port": {
+            "peer": "system.membus.slave[0]", 
+            "role": "MASTER"
+        }, 
         "physmem": {
             "range": "0:134217727", 
             "latency": 30000, 
             "name": "physmem", 
+            "p_state_clk_gate_min": 1000, 
             "eventq_index": 0, 
+            "p_state_clk_gate_bins": 20, 
+            "default_p_state": "UNDEFINED", 
             "clk_domain": "system.clk_domain", 
+            "power_model": null, 
             "latency_var": 0, 
             "bandwidth": "73.000000", 
             "conf_table_reported": true, 
             "cxx_class": "SimpleMemory", 
+            "p_state_clk_gate_max": 1000000000000, 
             "path": "system.physmem", 
             "null": false, 
             "type": "SimpleMemory", 
@@ -107,6 +123,7 @@
             }, 
             "in_addr_map": true
         }, 
+        "power_model": null, 
         "work_cpus_ckpt_count": 0, 
         "thermal_components": [], 
         "path": "system", 
@@ -123,13 +140,11 @@
             "type": "SrcClockDomain", 
             "domain_id": -1
         }, 
+        "work_end_ckpt_count": 0, 
         "mem_mode": "atomic", 
         "name": "system", 
         "init_param": 0, 
-        "system_port": {
-            "peer": "system.membus.slave[0]", 
-            "role": "MASTER"
-        }, 
+        "p_state_clk_gate_bins": 20, 
         "load_addr_mask": 1099511627775, 
         "cpu": [
             {
@@ -155,6 +170,8 @@
                 "width": 1, 
                 "checker": null, 
                 "eventq_index": 0, 
+                "default_p_state": "UNDEFINED", 
+                "p_state_clk_gate_max": 1000000000000, 
                 "do_quiesce": true, 
                 "type": "AtomicSimpleCPU", 
                 "fastmem": false, 
@@ -163,6 +180,8 @@
                     "peer": "system.membus.slave[1]", 
                     "role": "MASTER"
                 }, 
+                "p_state_clk_gate_bins": 20, 
+                "p_state_clk_gate_min": 1000, 
                 "interrupts": [
                     {
                         "eventq_index": 0, 
@@ -177,6 +196,7 @@
                     "role": "MASTER"
                 }, 
                 "socket_id": 0, 
+                "power_model": null, 
                 "max_insts_all_threads": 0, 
                 "path": "system.cpu", 
                 "max_loads_any_thread": 0, 
diff -r 7106f550afad -r 80e79ae636ca 
tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simerr
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simerr    Thu Jun 
09 11:24:55 2016 -0400
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simerr    Sun Jun 
12 20:02:49 2016 -0400
@@ -1,4 +1,5 @@
 warn: Sockets disabled, not accepting gdb connections
+warn: ClockedObject: More than one power state change request encountered 
within the same simulation tick
 warn: Prefetch instructions in Alpha do not do anything
 warn: Prefetch instructions in Alpha do not do anything
 
diff -r 7106f550afad -r 80e79ae636ca 
tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simout
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simout    Thu Jun 
09 11:24:55 2016 -0400
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simout    Sun Jun 
12 20:02:49 2016 -0400
@@ -3,9 +3,9 @@
 gem5 Simulator System.  http://gem5.org
 gem5 is copyrighted software; use the --copyright option for details.
 
-gem5 compiled Jun  5 2016 19:50:43
-gem5 started Jun  5 2016 20:05:34
-gem5 executing on zizzer, pid 54386
+gem5 compiled Jun 12 2016 19:14:13
+gem5 started Jun 12 2016 19:14:37
+gem5 executing on zizzer, pid 29746
 command line: /z/stever/hg/gem5/build/ALPHA/gem5.opt -d 
build/ALPHA/tests/opt/quick/se/20.eio-short/alpha/eio/simple-atomic -re 
/z/stever/hg/gem5/tests/testing/../run.py 
quick/se/20.eio-short/alpha/eio/simple-atomic
 
 Global frequency set at 1000000000000 ticks per second
diff -r 7106f550afad -r 80e79ae636ca 
tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt Thu Jun 
09 11:24:55 2016 -0400
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt Sun Jun 
12 20:02:49 2016 -0400
@@ -4,15 +4,16 @@
 sim_ticks                                   250015500                       # 
Number of ticks simulated
 final_tick                                  250015500                       # 
Number of ticks from beginning of simulation (restored from checkpoints and 
never reset)
 sim_freq                                 1000000000000                       # 
Frequency of simulated ticks
-host_inst_rate                                1086021                       # 
Simulator instruction rate (inst/s)
-host_op_rate                                  1085950                       # 
Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              542974724                       # 
Simulator tick rate (ticks/s)
-host_mem_usage                                 223156                       # 
Number of bytes of host memory used
-host_seconds                                     0.46                       # 
Real time elapsed on the host
+host_inst_rate                                1177687                       # 
Simulator instruction rate (inst/s)
+host_op_rate                                  1177628                       # 
Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              588821738                       # 
Simulator tick rate (ticks/s)
+host_mem_usage                                 224108                       # 
Number of bytes of host memory used
+host_seconds                                     0.42                       # 
Real time elapsed on the host
 sim_insts                                      500001                       # 
Number of instructions simulated
 sim_ops                                        500001                       # 
Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # 
Voltage in Volts
 system.clk_domain.clock                          1000                       # 
Clock period in ticks
+system.physmem.pwrStateResidencyTicks::UNDEFINED    250015500                  
     # Cumulative time (in ticks) in various power states
 system.physmem.bytes_read::cpu.inst           2000076                       # 
Number of bytes read from this memory
 system.physmem.bytes_read::cpu.data            872600                       # 
Number of bytes read from this memory
 system.physmem.bytes_read::total              2872676                       # 
Number of bytes read from this memory
@@ -35,6 +36,7 @@
 system.physmem.bw_total::cpu.inst          7999808012                       # 
Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu.data          5160328060                       # 
Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::total            13160136072                       # 
Total bandwidth to/from this memory (bytes/s)
+system.pwrStateResidencyTicks::UNDEFINED    250015500                       # 
Cumulative time (in ticks) in various power states
 system.cpu_clk_domain.clock                       500                       # 
Clock period in ticks
 system.cpu.dtb.fetch_hits                           0                       # 
ITB hits
 system.cpu.dtb.fetch_misses                         0                       # 
ITB misses
@@ -69,6 +71,7 @@
 system.cpu.itb.data_acv                             0                       # 
DTB access violations
 system.cpu.itb.data_accesses                        0                       # 
DTB accesses
 system.cpu.workload.num_syscalls                   18                       # 
Number of system calls
+system.cpu.pwrStateResidencyTicks::ON       250015500                       # 
Cumulative time (in ticks) in various power states
 system.cpu.numCycles                           500032                       # 
number of cpu cycles simulated
 system.cpu.numWorkItemsStarted                      0                       # 
number of work items this cpu started
 system.cpu.numWorkItemsCompleted                    0                       # 
number of work items this cpu completed
@@ -127,6 +130,7 @@
 system.cpu.op_class::IprAccess                      0      0.00%    100.00% # 
Class of executed instruction
 system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # 
Class of executed instruction
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to