----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/3508/ -----------------------------------------------------------
Review request for Default. Repository: gem5 Description ------- arm: invalidate TLB miscreg cache on modification of HSCTLR Diffs ----- src/arch/arm/isa.cc fdfc2455b091b221cd95aaf04e367dea68cd1b3f Diff: http://reviews.gem5.org/r/3508/diff/ Testing ------- Thanks, Curtis Dunham _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
