changeset 4aa51b4a2f24 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=4aa51b4a2f24
description:
        mem: add DRAM powerdown current

        Change-Id: I763cffe0c69f5ebbbf6a6eb12bec5c13d5d0161d
        Reviewed-by: Andreas Hansson <andreas.hans...@arm.com>
        Reviewed-by: Radhika Jagtap <radhika.jag...@arm.com>

diffstat:

 src/mem/DRAMCtrl.py |  21 +++++++++++++++++++++
 1 files changed, 21 insertions(+), 0 deletions(-)

diffs (59 lines):

diff -r 8c6991a00515 -r 4aa51b4a2f24 src/mem/DRAMCtrl.py
--- a/src/mem/DRAMCtrl.py       Thu Oct 13 19:22:11 2016 +0100
+++ b/src/mem/DRAMCtrl.py       Thu Oct 13 19:22:11 2016 +0100
@@ -383,6 +383,9 @@
     IDD4W = '125mA'
     IDD4R = '157mA'
     IDD5 = '235mA'
+    IDD3P1 = '38mA'
+    IDD2P1 = '32mA'
+    IDD6 = '20mA'
     VDD = '1.5V'
 
 # A single HMC-2500 x32 model based on:
@@ -511,6 +514,9 @@
     IDD4W = '157mA'
     IDD4R = '191mA'
     IDD5 = '250mA'
+    IDD3P1 = '44mA'
+    IDD2P1 = '43mA'
+    IDD6 ='20mA'
     VDD = '1.5V'
 
 # A single DDR4-2400 x64 channel (one command and address bus), with
@@ -612,6 +618,9 @@
     IDD4W = '302mA'
     IDD4R = '230mA'
     IDD5 = '192mA'
+    IDD3P1 = '44mA'
+    IDD2P1 = '32mA'
+    IDD6 = '20mA'
     VDD = '1.2V'
     VDD2 = '2.5V'
 
@@ -706,6 +715,12 @@
     IDD4R2 = '220mA'
     IDD5 = '40mA'
     IDD52 = '150mA'
+    IDD3P1 = '1.2mA'
+    IDD3P12 = '8mA'
+    IDD2P1 = '0.6mA'
+    IDD2P12 = '0.8mA'
+    IDD6 = '1mA'
+    IDD62 = '3.2mA'
     VDD = '1.8V'
     VDD2 = '1.2V'
 
@@ -868,6 +883,12 @@
     IDD4R2 = '230mA'
     IDD5 = '28mA'
     IDD52 = '150mA'
+    IDD3P1 = '1.4mA'
+    IDD3P12 = '11mA'
+    IDD2P1 = '0.8mA'
+    IDD2P12 = '1.8mA'
+    IDD6 = '0.5mA'
+    IDD62 = '1.8mA'
     VDD = '1.8V'
     VDD2 = '1.2V'
 
_______________________________________________
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to