changeset 663bac0bb1c9 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=663bac0bb1c9
description:
x86: remove redundant condition check in tlb code
diffstat:
src/arch/x86/tlb.cc | 11 ++++-------
1 files changed, 4 insertions(+), 7 deletions(-)
diffs (21 lines):
diff -r 30288728b1c0 -r 663bac0bb1c9 src/arch/x86/tlb.cc
--- a/src/arch/x86/tlb.cc Thu Feb 23 13:27:38 2017 -0500
+++ b/src/arch/x86/tlb.cc Thu Feb 23 13:27:48 2017 -0500
@@ -231,13 +231,10 @@
AddrRange m5opRange(0xFFFF0000, 0xFFFFFFFF);
if (m5opRange.contains(paddr)) {
- if (m5opRange.contains(paddr)) {
- req->setFlags(Request::MMAPPED_IPR | Request::GENERIC_IPR |
- Request::STRICT_ORDER);
- req->setPaddr(GenericISA::iprAddressPseudoInst(
- (paddr >> 8) & 0xFF,
- paddr & 0xFF));
- }
+ req->setFlags(Request::MMAPPED_IPR | Request::GENERIC_IPR |
+ Request::STRICT_ORDER);
+ req->setPaddr(GenericISA::iprAddressPseudoInst((paddr >> 8) & 0xFF,
+ paddr & 0xFF));
} else if (FullSystem) {
// Check for an access to the local APIC
LocalApicBase localApicBase =
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev