Alec Roelke has uploaded a new patch set (#2). (
https://gem5-review.googlesource.com/11135 )
Change subject: arch-riscv: Add support for trap value register
......................................................................
arch-riscv: Add support for trap value register
RISC-V has a set of CSRs that contain information about a trap that was
taken into each privilegel level, such as illegal instruction bytes or
faulting address. This patch adds that register, modifies existing
faults to make use of it, and adds a new fault for future use with
handling page faults and bad addresses.
Change-Id: I3004bd7b907e7dc75e5f1a8452a1d74796a7a551
---
M src/arch/riscv/faults.cc
M src/arch/riscv/faults.hh
M src/arch/riscv/insts/unknown.hh
M src/arch/riscv/isa/decoder.isa
M src/arch/riscv/isa/formats/fp.isa
M src/arch/riscv/isa/formats/standard.isa
6 files changed, 109 insertions(+), 47 deletions(-)
--
To view, visit https://gem5-review.googlesource.com/11135
To unsubscribe, or for help writing mail filters, visit
https://gem5-review.googlesource.com/settings
Gerrit-Project: public/gem5
Gerrit-Branch: master
Gerrit-Change-Id: I3004bd7b907e7dc75e5f1a8452a1d74796a7a551
Gerrit-Change-Number: 11135
Gerrit-PatchSet: 2
Gerrit-Owner: Alec Roelke <alec.roe...@gmail.com>
Gerrit-MessageType: newpatchset
_______________________________________________
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev
