Hi Tony and all developers for gem5-GCN3.
I am really excited to use GCN3 in gem5 and actively using it. Currently, I
am trying to run rodinia benchmarks on gem5-GCN3 simulator (git clone
https://gem5.googlesource.com/amd/gem5 -b agutierr/master-gcn3-staging). In
order to get HCC versions of rodinia benchmarks, I have tried to use
converted ones from the cuda versions which are provided by HIP-Example
github. (https://github.com/ROCm-Developer-Tools/HIP-Examples) However,
whenever I run benchmarks, simulations fall into panic with following
message:
*panic: next instruction: s_setreg_imm32_b32 s0, 0x0901 is of unknown type*
This instruction is one of the store instructions and it looks it's not
supported by gem5-GCN3. (please refer to following comments in gcn3 source
code)
(location : src/gpu-compute/scoreboard_check_stage.cc)
// The following code is very error prone and the entire process for
// checking readiness will be fixed eventually. In the meantime, let's
// make sure that we do not silently let an instruction type slip
// through this logic and always return not ready.
if (!(ii->isBarrier() || ii->isNop() || ii->isReturn() || ii->isBranch() ||
ii->isALU() || ii->isLoad() || ii->isStore() || ii->isAtomic() ||
ii->isEndOfKernel() || ii->isMemSync() || ii->isFlat())) {
* panic("next instruction: %s is of unknown type\n",
ii->disassemble());*
}
To verify my settings and configurations of gem5-GCN5, I have tried run
another benchmarks provided by HCC-Example-Applications (
https://github.com/ROCm-Developer-Tools/HCC-Example-Application) and very
simple HCC program(saxpy) (
https://gist.github.com/scchan/540d410456e3e2682dbf018d3c179008). All the
programs written with HCC compilable c++ language have been successfully
completed.
It would be very thankful if you recommend me to solve or bypass this issue.
Best,
Sungkeun Kim
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev
