Hello,
I am working on a research project and need to dynamically set the memory access latency of some store instructions to 0 on a simulated gem5 Minor CPU+NVMain without cache. I have no idea where I should start to modify the code. Is there someone who might help me with this? Thanks, Jianping.
_______________________________________________ gem5-dev mailing list -- [email protected] To unsubscribe send an email to [email protected] %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
