Gabe Black has uploaded this change for review. (
https://gem5-review.googlesource.com/c/public/gem5/+/49712 )
Change subject: arch,cpu: Replace StaticInst::_num${TYPE}DestRegs members
with an array.
......................................................................
arch,cpu: Replace StaticInst::_num${TYPE}DestRegs members with an array.
The array is indexed using the register class.
Change-Id: I6cfd9735afa03e386e01e9e255fd6e55b7ba7272
---
M src/arch/arm/insts/tme64.cc
M src/arch/isa_parser/isa_parser.py
M src/arch/isa_parser/operand_types.py
M src/cpu/static_inst.hh
4 files changed, 27 insertions(+), 70 deletions(-)
diff --git a/src/arch/arm/insts/tme64.cc b/src/arch/arm/insts/tme64.cc
index 12a66a8..7a6ede7 100644
--- a/src/arch/arm/insts/tme64.cc
+++ b/src/arch/arm/insts/tme64.cc
@@ -82,11 +82,6 @@
{
_numSrcRegs = 0;
_numDestRegs = 0;
- _numFPDestRegs = 0;
- _numVecDestRegs = 0;
- _numVecElemDestRegs = 0;
- _numIntDestRegs = 0;
- _numCCDestRegs = 0;
flags[IsMicroop] = true;
flags[IsReadBarrier] = true;
flags[IsWriteBarrier] = true;
@@ -128,13 +123,8 @@
_numSrcRegs = 0;
_numDestRegs = 0;
- _numFPDestRegs = 0;
- _numVecDestRegs = 0;
- _numVecElemDestRegs = 0;
- _numIntDestRegs = 0;
- _numCCDestRegs = 0;
setDestRegIdx(_numDestRegs++, RegId(IntRegClass, dest));
- _numIntDestRegs++;
+ _numTypedDestRegs[IntRegClass]++;
flags[IsHtmStart] = true;
flags[IsInteger] = true;
flags[IsLoad] = true;
@@ -162,13 +152,8 @@
_numSrcRegs = 0;
_numDestRegs = 0;
- _numFPDestRegs = 0;
- _numVecDestRegs = 0;
- _numVecElemDestRegs = 0;
- _numIntDestRegs = 0;
- _numCCDestRegs = 0;
setDestRegIdx(_numDestRegs++, RegId(IntRegClass, dest));
- _numIntDestRegs++;
+ _numTypedDestRegs[IntRegClass]++;
flags[IsInteger] = true;
flags[IsMicroop] = true;
}
@@ -178,11 +163,6 @@
{
_numSrcRegs = 0;
_numDestRegs = 0;
- _numFPDestRegs = 0;
- _numVecDestRegs = 0;
- _numVecElemDestRegs = 0;
- _numIntDestRegs = 0;
- _numCCDestRegs = 0;
flags[IsLoad] = true;
flags[IsMicroop] = true;
flags[IsNonSpeculative] = true;
@@ -204,11 +184,6 @@
PredMacroOp(mnem, machInst, __opClass) {
_numSrcRegs = 0;
_numDestRegs = 0;
- _numFPDestRegs = 0;
- _numVecDestRegs = 0;
- _numVecElemDestRegs = 0;
- _numIntDestRegs = 0;
- _numCCDestRegs = 0;
numMicroops = 0;
microOps = nullptr;
@@ -219,11 +194,6 @@
{
_numSrcRegs = 0;
_numDestRegs = 0;
- _numFPDestRegs = 0;
- _numVecDestRegs = 0;
- _numVecElemDestRegs = 0;
- _numIntDestRegs = 0;
- _numCCDestRegs = 0;
flags[IsHtmStop] = true;
flags[IsLoad] = true;
flags[IsMicroop] = true;
diff --git a/src/arch/isa_parser/isa_parser.py
b/src/arch/isa_parser/isa_parser.py
index 02102bd..7d69526 100755
--- a/src/arch/isa_parser/isa_parser.py
+++ b/src/arch/isa_parser/isa_parser.py
@@ -399,14 +399,6 @@
# The header of the constructor declares the variables to be used
# in the body of the constructor.
header = ''
- header += '\n\t_numSrcRegs = 0;'
- header += '\n\t_numDestRegs = 0;'
- header += '\n\t_numFPDestRegs = 0;'
- header += '\n\t_numVecDestRegs = 0;'
- header += '\n\t_numVecElemDestRegs = 0;'
- header += '\n\t_numVecPredDestRegs = 0;'
- header += '\n\t_numIntDestRegs = 0;'
- header += '\n\t_numCCDestRegs = 0;'
self.constructor = header + \
self.operands.concatAttrStrings('constructor')
diff --git a/src/arch/isa_parser/operand_types.py
b/src/arch/isa_parser/operand_types.py
index 51fc5d1..8393847 100755
--- a/src/arch/isa_parser/operand_types.py
+++ b/src/arch/isa_parser/operand_types.py
@@ -192,7 +192,7 @@
if self.is_dest:
c_dest = self.dst_reg_constructor % (self.reg_class,
self.reg_spec)
- c_dest += '\n\t_numIntDestRegs++;'
+ c_dest += f'\n\t_numTypedDestRegs[{self.reg_class}]++;'
if self.hasWritePred():
c_dest = '\n\tif (%s) {%s\n\t}' % \
(self.write_predicate, c_dest)
@@ -261,7 +261,7 @@
if self.is_dest:
c_dest = self.dst_reg_constructor % (self.reg_class,
self.reg_spec)
- c_dest += '\n\t_numFPDestRegs++;'
+ c_dest += f'\n\t_numTypedDestRegs[{self.reg_class}]++;'
return c_src + c_dest
@@ -351,7 +351,7 @@
if self.is_dest:
c_dest = self.dst_reg_constructor % (self.reg_class,
self.reg_spec)
- c_dest += '\n\t_numVecDestRegs++;'
+ c_dest += f'\n\t_numTypedDestRegs[{self.reg_class}]++;'
return c_src + c_dest
@@ -483,7 +483,7 @@
if self.is_dest:
c_dest = ('\n\tsetDestRegIdx(_numDestRegs++, RegId(%s, %s));' %
(self.reg_class, self.reg_spec))
- c_dest += '\n\t_numVecElemDestRegs++;'
+ c_dest += f'\n\t_numTypedDestRegs[{self.reg_class}]++;'
return c_src + c_dest
def makeRead(self, predRead):
@@ -517,7 +517,7 @@
if self.is_dest:
c_dest = self.dst_reg_constructor % (self.reg_class,
self.reg_spec)
- c_dest += '\n\t_numVecPredDestRegs++;'
+ c_dest += f'\n\t_numTypedDestRegs[{self.reg_class}]++;'
return c_src + c_dest
@@ -597,7 +597,7 @@
if self.is_dest:
c_dest = self.dst_reg_constructor % (self.reg_class,
self.reg_spec)
- c_dest += '\n\t_numCCDestRegs++;'
+ c_dest += f'\n\t_numTypedDestRegs[{self.reg_class}]++;'
if self.hasWritePred():
c_dest = '\n\tif (%s) {%s\n\t}' % \
(self.write_predicate, c_dest)
diff --git a/src/cpu/static_inst.hh b/src/cpu/static_inst.hh
index f63baf2..865853a 100644
--- a/src/cpu/static_inst.hh
+++ b/src/cpu/static_inst.hh
@@ -106,25 +106,12 @@
OpClass _opClass;
/// See numSrcRegs().
- int8_t _numSrcRegs = 0;
+ uint8_t _numSrcRegs = 0;
/// See numDestRegs().
- int8_t _numDestRegs = 0;
+ uint8_t _numDestRegs = 0;
- /// The following are used to track physical register usage
- /// for machines with separate int & FP reg files.
- //@{
- int8_t _numFPDestRegs = 0;
- int8_t _numIntDestRegs = 0;
- int8_t _numCCDestRegs = 0;
- //@}
-
- /** To use in architectures with vector register file. */
- /** @{ */
- int8_t _numVecDestRegs = 0;
- int8_t _numVecElemDestRegs = 0;
- int8_t _numVecPredDestRegs = 0;
- /** @} */
+ std::array<uint8_t, MiscRegClass + 1> _numTypedDestRegs = {};
public:
@@ -136,21 +123,29 @@
/// machines with vector and predicate register files.
//@{
/// Number of source registers.
- int8_t numSrcRegs() const { return _numSrcRegs; }
+ uint8_t numSrcRegs() const { return _numSrcRegs; }
/// Number of destination registers.
- int8_t numDestRegs() const { return _numDestRegs; }
+ uint8_t numDestRegs() const { return _numDestRegs; }
/// Number of floating-point destination regs.
- int8_t numFPDestRegs() const { return _numFPDestRegs; }
+ uint8_t numFPDestRegs() const { return
_numTypedDestRegs[FloatRegClass]; }
/// Number of integer destination regs.
- int8_t numIntDestRegs() const { return _numIntDestRegs; }
+ uint8_t numIntDestRegs() const { return
_numTypedDestRegs[IntRegClass]; }
/// Number of vector destination regs.
- int8_t numVecDestRegs() const { return _numVecDestRegs; }
+ uint8_t numVecDestRegs() const { return
_numTypedDestRegs[VecRegClass]; }
/// Number of vector element destination regs.
- int8_t numVecElemDestRegs() const { return _numVecElemDestRegs; }
+ uint8_t
+ numVecElemDestRegs() const
+ {
+ return _numTypedDestRegs[VecElemClass];
+ }
/// Number of predicate destination regs.
- int8_t numVecPredDestRegs() const { return _numVecPredDestRegs; }
+ uint8_t
+ numVecPredDestRegs() const
+ {
+ return _numTypedDestRegs[VecPredRegClass];
+ }
/// Number of coprocesor destination regs.
- int8_t numCCDestRegs() const { return _numCCDestRegs; }
+ uint8_t numCCDestRegs() const { return _numTypedDestRegs[CCRegClass]; }
//@}
/// @name Flag accessors.
--
To view, visit https://gem5-review.googlesource.com/c/public/gem5/+/49712
To unsubscribe, or for help writing mail filters, visit
https://gem5-review.googlesource.com/settings
Gerrit-Project: public/gem5
Gerrit-Branch: develop
Gerrit-Change-Id: I6cfd9735afa03e386e01e9e255fd6e55b7ba7272
Gerrit-Change-Number: 49712
Gerrit-PatchSet: 1
Gerrit-Owner: Gabe Black <gabe.bl...@gmail.com>
Gerrit-MessageType: newchange
_______________________________________________
gem5-dev mailing list -- gem5-dev@gem5.org
To unsubscribe send an email to gem5-dev-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
