changeset 5975aa055dc8 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=5975aa055dc8
description:
X86: Add some interrupt info to the intel MP tables.
diffstat:
1 file changed, 47 insertions(+), 2 deletions(-)
configs/common/FSConfig.py | 49 ++++++++++++++++++++++++++++++++++++++++++--
diffs (66 lines):
diff -r ac2c268bf4f1 -r 5975aa055dc8 configs/common/FSConfig.py
--- a/configs/common/FSConfig.py Sat Jan 31 23:33:54 2009 -0800
+++ b/configs/common/FSConfig.py Sat Jan 31 23:43:09 2009 -0800
@@ -204,7 +204,7 @@
self.intel_mp_table.add_entry(io_apic)
isa_bus = X86IntelMPBus(bus_id = 0, bus_type='ISA')
self.intel_mp_table.add_entry(isa_bus)
- assign_8259_to_apic = X86IntelMPIOIntAssignment(
+ assign_8259_0_to_apic = X86IntelMPIOIntAssignment(
interrupt_type = 'ExtInt',
polarity = 'ConformPolarity',
trigger = 'ConformTrigger',
@@ -212,7 +212,52 @@
source_bus_irq = 0,
dest_io_apic_id = 1,
dest_io_apic_intin = 0)
- self.intel_mp_table.add_entry(assign_8259_to_apic)
+ self.intel_mp_table.add_entry(assign_8259_0_to_apic)
+ assign_0_to_apic = X86IntelMPIOIntAssignment(
+ interrupt_type = 'INT',
+ polarity = 'ConformPolarity',
+ trigger = 'ConformTrigger',
+ source_bus_id = 0,
+ source_bus_irq = 0,
+ dest_io_apic_id = 1,
+ dest_io_apic_intin = 2)
+ self.intel_mp_table.add_entry(assign_0_to_apic)
+ assign_8259_1_to_apic = X86IntelMPIOIntAssignment(
+ interrupt_type = 'ExtInt',
+ polarity = 'ConformPolarity',
+ trigger = 'ConformTrigger',
+ source_bus_id = 0,
+ source_bus_irq = 1,
+ dest_io_apic_id = 1,
+ dest_io_apic_intin = 0)
+ self.intel_mp_table.add_entry(assign_8259_1_to_apic)
+ assign_1_to_apic = X86IntelMPIOIntAssignment(
+ interrupt_type = 'INT',
+ polarity = 'ConformPolarity',
+ trigger = 'ConformTrigger',
+ source_bus_id = 0,
+ source_bus_irq = 1,
+ dest_io_apic_id = 1,
+ dest_io_apic_intin = 1)
+ self.intel_mp_table.add_entry(assign_1_to_apic)
+ assign_8259_12_to_apic = X86IntelMPIOIntAssignment(
+ interrupt_type = 'ExtInt',
+ polarity = 'ConformPolarity',
+ trigger = 'ConformTrigger',
+ source_bus_id = 0,
+ source_bus_irq = 12,
+ dest_io_apic_id = 1,
+ dest_io_apic_intin = 0)
+ self.intel_mp_table.add_entry(assign_8259_12_to_apic)
+ assign_12_to_apic = X86IntelMPIOIntAssignment(
+ interrupt_type = 'INT',
+ polarity = 'ConformPolarity',
+ trigger = 'ConformTrigger',
+ source_bus_id = 0,
+ source_bus_irq = 12,
+ dest_io_apic_id = 1,
+ dest_io_apic_intin = 12)
+ self.intel_mp_table.add_entry(assign_12_to_apic)
def makeLinuxX86System(mem_mode, mdesc = None):
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
