[m5-dev] changeset in m5: cache: set dirty bit on swaps (oops!)

[Steve Reinhardt]

changeset 208de84f046d in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=208de84f046d
description:
        cache: set dirty bit on swaps (oops!)

diffstat:

1 file changed, 3 insertions(+), 1 deletion(-)
src/mem/cache/cache_impl.hh |    4 +++-

diffs (15 lines):

diff -r 47748a3b6ecf -r 208de84f046d src/mem/cache/cache_impl.hh
--- a/src/mem/cache/cache_impl.hh       Wed Mar 11 23:05:24 2009 -0700
+++ b/src/mem/cache/cache_impl.hh       Wed Mar 11 23:05:26 2009 -0700
@@ -149,8 +149,10 @@
             panic("Invalid size for conditional read/write\n");
     }
 
-    if (overwrite_mem)
+    if (overwrite_mem) {
         std::memcpy(blk_data, &overwrite_val, pkt->getSize());
+        blk->status |= BlkDirty;
+    }
 }
 
 
_______________________________________________
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev