changeset 47748a3b6ecf in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=47748a3b6ecf
description:
cpu: fix minor endian issue with trace output
(no functional change)
diffstat:
2 files changed, 2 insertions(+), 2 deletions(-)
src/cpu/simple/atomic.cc | 2 +-
src/cpu/simple/timing.cc | 2 +-
diffs (24 lines):
diff -r 27836c06d13d -r 47748a3b6ecf src/cpu/simple/atomic.cc
--- a/src/cpu/simple/atomic.cc Wed Mar 11 10:54:42 2009 -0700
+++ b/src/cpu/simple/atomic.cc Wed Mar 11 23:05:24 2009 -0700
@@ -513,7 +513,7 @@
// calling changeStatus() and changing it to "bad addr write"
// or something.
if (traceData) {
- traceData->setData(data);
+ traceData->setData(gtoh(data));
}
return fault;
}
diff -r 27836c06d13d -r 47748a3b6ecf src/cpu/simple/timing.cc
--- a/src/cpu/simple/timing.cc Wed Mar 11 10:54:42 2009 -0700
+++ b/src/cpu/simple/timing.cc Wed Mar 11 23:05:24 2009 -0700
@@ -564,7 +564,7 @@
assert(split_addr <= addr || split_addr - addr < block_size);
T *dataP = new T;
- *dataP = TheISA::gtoh(data);
+ *dataP = TheISA::htog(data);
_status = DTBWaitResponse;
if (split_addr > addr) {
RequestPtr req1, req2;
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev