changeset cde96afcb3e3 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=cde96afcb3e3
description:
X86: Implement PUNPCKHBW.
diffstat:
3 files changed, 37 insertions(+), 4 deletions(-)
src/arch/x86/isa/decoder/two_byte_opcodes.isa
| 4 -
src/arch/x86/isa/insts/simd128/integer/data_reordering/unpack_and_interleave.py
| 21 +++++++++-
src/arch/x86/isa/insts/simd64/integer/data_reordering/unpack_and_interleave.py
| 16 +++++++
diffs (79 lines):
diff -r 5c3a713ec1bb -r cde96afcb3e3
src/arch/x86/isa/decoder/two_byte_opcodes.isa
--- a/src/arch/x86/isa/decoder/two_byte_opcodes.isa Mon Aug 17 18:19:01
2009 -0700
+++ b/src/arch/x86/isa/decoder/two_byte_opcodes.isa Mon Aug 17 18:19:19
2009 -0700
@@ -576,7 +576,7 @@
0x0D: decode LEGACY_DECODEVAL {
// no prefix
0x0: decode OPCODE_OP_BOTTOM3 {
- 0x0: punpckhbw_Pq_Qq();
+ 0x0: Inst::PUNPCKHBW(Pq,Qq);
0x1: punpckhwd_Pq_Qq();
0x2: punpckhdq_Pq_Qq();
0x3: packssdw_Pq_Qq();
@@ -591,7 +591,7 @@
}
// operand size (0x66)
0x1: decode OPCODE_OP_BOTTOM3 {
- 0x0: punpckhbw_Vo_Wo();
+ 0x0: Inst::PUNPCKHBW(Vo,Wo);
0x1: punpckhwd_Vo_Wo();
0x2: punpckhdq_Vo_Wo();
0x3: packssdw_Vo_Wo();
diff -r 5c3a713ec1bb -r cde96afcb3e3
src/arch/x86/isa/insts/simd128/integer/data_reordering/unpack_and_interleave.py
---
a/src/arch/x86/isa/insts/simd128/integer/data_reordering/unpack_and_interleave.py
Mon Aug 17 18:19:01 2009 -0700
+++
b/src/arch/x86/isa/insts/simd128/integer/data_reordering/unpack_and_interleave.py
Mon Aug 17 18:19:19 2009 -0700
@@ -107,8 +107,27 @@
unpack xmmh, xmml, ufp1, sel=1, size=4
unpack xmml, xmml, ufp1, sel=0, size=4
};
+
+def macroop PUNPCKHBW_XMM_XMM {
+ unpack xmml, xmmh, xmmhm, sel=0, size=1
+ unpack xmmh, xmmh, xmmhm, sel=1, size=1
+};
+
+def macroop PUNPCKHBW_XMM_M {
+ lea t1, seg, sib, disp, dataSize=asz
+ ldfp ufp1, seg, [1, t0, t1], 8, dataSize=8
+ unpack xmml, xmmh, ufp1, sel=0, size=1
+ unpack xmmh, xmmh, ufp1, sel=1, size=1
+};
+
+def macroop PUNPCKHBW_XMM_P {
+ rdip t7
+ lea t1, seg, riprel, disp, dataSize=asz
+ ldfp ufp1, seg, [1, t0, t1], 8, dataSize=8
+ unpack xmml, xmmh, ufp1, sel=0, size=1
+ unpack xmmh, xmmh, ufp1, sel=1, size=1
+};
'''
-# PUNPCKHBW
# PUNPCKHWD
# PUNPCKHDQ
# PUNPCKHQDQ
diff -r 5c3a713ec1bb -r cde96afcb3e3
src/arch/x86/isa/insts/simd64/integer/data_reordering/unpack_and_interleave.py
---
a/src/arch/x86/isa/insts/simd64/integer/data_reordering/unpack_and_interleave.py
Mon Aug 17 18:19:01 2009 -0700
+++
b/src/arch/x86/isa/insts/simd64/integer/data_reordering/unpack_and_interleave.py
Mon Aug 17 18:19:19 2009 -0700
@@ -98,7 +98,21 @@
ldfp ufp1, seg, riprel, disp, dataSize=8
unpack mmx, mmx, ufp1, sel=0, size=4
};
+
+def macroop PUNPCKHBW_MMX_MMX {
+ unpack mmx, mmx, mmxm, sel=1, size=1
+};
+
+def macroop PUNPCKHBW_MMX_M {
+ ldfp ufp1, seg, sib, disp, dataSize=8
+ unpack mmx, mmx, ufp1, sel=1, size=1
+};
+
+def macroop PUNPCKHBW_MMX_P {
+ rdip t7
+ ldfp ufp1, seg, riprel, disp, dataSize=8
+ unpack mmx, mmx, ufp1, sel=1, size=1
+};
'''
-# PUNPCKHBW
# PUNPCKHWD
# PUNPCKHDQ
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
