changeset 5c3a713ec1bb in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=5c3a713ec1bb
description:
X86: Implement PUNPCKLDQ.
diffstat:
3 files changed, 35 insertions(+), 4 deletions(-)
src/arch/x86/isa/decoder/two_byte_opcodes.isa
| 4 +-
src/arch/x86/isa/insts/simd128/integer/data_reordering/unpack_and_interleave.py
| 19 +++++++++-
src/arch/x86/isa/insts/simd64/integer/data_reordering/unpack_and_interleave.py
| 16 +++++++-
diffs (80 lines):
diff -r 4af40cccf527 -r 5c3a713ec1bb
src/arch/x86/isa/decoder/two_byte_opcodes.isa
--- a/src/arch/x86/isa/decoder/two_byte_opcodes.isa Mon Aug 17 18:18:40
2009 -0700
+++ b/src/arch/x86/isa/decoder/two_byte_opcodes.isa Mon Aug 17 18:19:01
2009 -0700
@@ -553,7 +553,7 @@
0x0: decode OPCODE_OP_BOTTOM3 {
0x0: Inst::PUNPCKLBW(Pq,Qd);
0x1: Inst::PUNPCKLWD(Pq,Qd);
- 0x2: punpckldq_Pq_Qd();
+ 0x2: Inst::PUNPCKLDQ(Pq,Qd);
0x3: packsswb_Pq_Qq();
0x4: pcmpgtb_Pq_Qq();
0x5: pcmpgtw_Pq_Qq();
@@ -564,7 +564,7 @@
0x1: decode OPCODE_OP_BOTTOM3 {
0x0: Inst::PUNPCKLBW(Vo,Wq);
0x1: Inst::PUNPCKLWD(Vo,Wq);
- 0x2: punpckldq_Vo_Wq();
+ 0x2: Inst::PUNPCKLDQ(Vo,Wq);
0x3: packsswb_Vo_Wo();
0x4: pcmpgtb_Vo_Wo();
0x5: pcmpgtw_Vo_Wo();
diff -r 4af40cccf527 -r 5c3a713ec1bb
src/arch/x86/isa/insts/simd128/integer/data_reordering/unpack_and_interleave.py
---
a/src/arch/x86/isa/insts/simd128/integer/data_reordering/unpack_and_interleave.py
Mon Aug 17 18:18:40 2009 -0700
+++
b/src/arch/x86/isa/insts/simd128/integer/data_reordering/unpack_and_interleave.py
Mon Aug 17 18:19:01 2009 -0700
@@ -89,10 +89,27 @@
unpack xmmh, xmml, ufp1, sel=1, size=2
unpack xmml, xmml, ufp1, sel=0, size=2
};
+
+def macroop PUNPCKLDQ_XMM_XMM {
+ unpack xmmh, xmml, xmmlm, sel=1, size=4
+ unpack xmml, xmml, xmmlm, sel=0, size=4
+};
+
+def macroop PUNPCKLDQ_XMM_M {
+ ldfp ufp1, seg, sib, disp, dataSize=8
+ unpack xmmh, xmml, ufp1, sel=1, size=4
+ unpack xmml, xmml, ufp1, sel=0, size=4
+};
+
+def macroop PUNPCKLDQ_XMM_P {
+ rdip t7
+ ldfp ufp1, seg, riprel, disp, dataSize=8
+ unpack xmmh, xmml, ufp1, sel=1, size=4
+ unpack xmml, xmml, ufp1, sel=0, size=4
+};
'''
# PUNPCKHBW
# PUNPCKHWD
# PUNPCKHDQ
# PUNPCKHQDQ
-# PUNPCKLDQ
# PUNPCKLQDQ
diff -r 4af40cccf527 -r 5c3a713ec1bb
src/arch/x86/isa/insts/simd64/integer/data_reordering/unpack_and_interleave.py
---
a/src/arch/x86/isa/insts/simd64/integer/data_reordering/unpack_and_interleave.py
Mon Aug 17 18:18:40 2009 -0700
+++
b/src/arch/x86/isa/insts/simd64/integer/data_reordering/unpack_and_interleave.py
Mon Aug 17 18:19:01 2009 -0700
@@ -83,8 +83,22 @@
ldfp ufp1, seg, riprel, disp, dataSize=8
unpack mmx, mmx, ufp1, sel=0, size=2
};
+
+def macroop PUNPCKLDQ_MMX_MMX {
+ unpack mmx, mmx, mmxm, sel=0, size=4
+};
+
+def macroop PUNPCKLDQ_MMX_M {
+ ldfp ufp1, seg, sib, disp, dataSize=8
+ unpack mmx, mmx, ufp1, sel=0, size=4
+};
+
+def macroop PUNPCKLDQ_MMX_P {
+ rdip t7
+ ldfp ufp1, seg, riprel, disp, dataSize=8
+ unpack mmx, mmx, ufp1, sel=0, size=4
+};
'''
# PUNPCKHBW
# PUNPCKHWD
# PUNPCKHDQ
-# PUNPCKLDQ
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
