changeset dbfe22c711d5 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=dbfe22c711d5
description:
X86: Implement MOVNTI.
diffstat:
2 files changed, 10 insertions(+), 3 deletions(-)
src/arch/x86/isa/decoder/two_byte_opcodes.isa | 2 -
src/arch/x86/isa/insts/general_purpose/data_transfer/move.py | 11 ++++++++--
diffs (35 lines):
diff -r cc03c3761eb2 -r dbfe22c711d5
src/arch/x86/isa/decoder/two_byte_opcodes.isa
--- a/src/arch/x86/isa/decoder/two_byte_opcodes.isa Mon Aug 17 20:25:14
2009 -0700
+++ b/src/arch/x86/isa/decoder/two_byte_opcodes.isa Mon Aug 17 20:25:15
2009 -0700
@@ -907,7 +907,7 @@
// no prefix
0x0: decode OPCODE_OP_BOTTOM3 {
0x2: CMPPS(Vo,Wo,Ib);
- 0x3: WarnUnimpl::movnti_Mdq_Gdq();
+ 0x3: MOVNTI(Mdp,Gdp);
0x4: PINSRW(Pq,Ew,Ib);
0x5: PEXTRW(Gd,PRq,Ib);
0x6: SHUFPS(Vps,Wps,Ib);
diff -r cc03c3761eb2 -r dbfe22c711d5
src/arch/x86/isa/insts/general_purpose/data_transfer/move.py
--- a/src/arch/x86/isa/insts/general_purpose/data_transfer/move.py Mon Aug
17 20:25:14 2009 -0700
+++ b/src/arch/x86/isa/insts/general_purpose/data_transfer/move.py Mon Aug
17 20:25:15 2009 -0700
@@ -346,10 +346,17 @@
wrdl reg, t3, t1
wrsel reg, t1
};
+
+def macroop MOVNTI_M_R {
+ st reg, seg, sib, disp
+};
+
+def macroop MOVNTI_P_R {
+ rdip t7
+ st reg, seg, riprel, disp
+};
'''
#let {{
# class MOVD(Inst):
# "GenFault ${new UnimpInstFault}"
-# class MOVNTI(Inst):
-# "GenFault ${new UnimpInstFault}"
#}};
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
