----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/200/ -----------------------------------------------------------
Review request for Default. Summary ------- O3: Skipping mem-order violation check for uncachable loads. Uncachable load is not executed until it reaches the head of the ROB, hence cannot cause one. Diffs ----- src/cpu/o3/fetch_impl.hh 3c48b2b3cb83 src/cpu/o3/iew_impl.hh 3c48b2b3cb83 src/cpu/o3/lsq_unit_impl.hh 3c48b2b3cb83 Diff: http://reviews.m5sim.org/r/200/diff Testing ------- Thanks, Ali _______________________________________________ m5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/m5-dev
