----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/455/ -----------------------------------------------------------
Review request for Default, Ali Saidi, Gabe Black, Steve Reinhardt, and Nathan Binkert. Summary ------- Config: Keep track of uncached and cached ports separately. This makes sure that the address ranges requested for caches and uncached ports don't conflict with each other, and that accesses which are always uncached (message signaled interrupts for instance) don't waste time passing through caches. Diffs ----- src/cpu/inorder/InOrderCPU.py 31a04e5ac4be src/cpu/o3/O3CPU.py 31a04e5ac4be src/cpu/BaseCPU.py 31a04e5ac4be configs/common/CacheConfig.py 31a04e5ac4be configs/example/fs.py 31a04e5ac4be configs/splash2/run.py 31a04e5ac4be src/cpu/simple/AtomicSimpleCPU.py 31a04e5ac4be src/cpu/simple/TimingSimpleCPU.py 31a04e5ac4be tests/configs/inorder-timing.py 31a04e5ac4be tests/configs/o3-timing-mp-ruby.py 31a04e5ac4be tests/configs/o3-timing-mp.py 31a04e5ac4be tests/configs/o3-timing-ruby.py 31a04e5ac4be tests/configs/o3-timing.py 31a04e5ac4be tests/configs/realview-simple-atomic.py 31a04e5ac4be tests/configs/realview-simple-timing.py 31a04e5ac4be tests/configs/simple-atomic-mp-ruby.py 31a04e5ac4be tests/configs/simple-atomic-mp.py 31a04e5ac4be tests/configs/simple-atomic.py 31a04e5ac4be tests/configs/simple-timing-mp.py 31a04e5ac4be tests/configs/simple-timing.py 31a04e5ac4be tests/configs/t1000-simple-atomic.py 31a04e5ac4be tests/configs/tsunami-o3-dual.py 31a04e5ac4be tests/configs/tsunami-o3.py 31a04e5ac4be tests/configs/tsunami-simple-atomic-dual.py 31a04e5ac4be tests/configs/tsunami-simple-atomic.py 31a04e5ac4be tests/configs/tsunami-simple-timing-dual.py 31a04e5ac4be tests/configs/tsunami-simple-timing.py 31a04e5ac4be tests/configs/twosys-tsunami-simple-atomic.py 31a04e5ac4be Diff: http://reviews.m5sim.org/r/455/diff Testing ------- Thanks, Gabe
_______________________________________________ m5-dev mailing list m5-dev@m5sim.org http://m5sim.org/mailman/listinfo/m5-dev
