Hi everyone, I have two questions about the relation between the condition "context_src==-1" and writeback packets. In src/mem/cache/cache_impl.hh, it is implied that a writeback packet should have its context_src being -1. But I am wondering if "context_src== -1" necessarily indicates a writeback request?
Additionally, if I am modeling a shared L2, how can I know which cpu core a write/writeback request is from, since its context_src is always -1? Thanks, Leonard -- Give our ability to our work, but our genius to our life!
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
