This is the m5term result. The simulation is still hanging.
Could anyone help me to check if there something wrong?
Thanks in advance.

==== m5 slave terminal: Terminal 0 ====
[    0.000000] Linux version 2.6.38.8-gem5 (saidi@zeep) (gcc version 4.5.2
(Sourcery G++ Lite 2011.03-41) ) #1 SMP Mon Aug 15 21:18:38 EDT 2011
[    0.000000] CPU: ARMv7 Processor [350fc000] revision 0 (ARMv7),
cr=10c53c7f
[    0.000000] CPU: VIPT nonaliasing data cache, VIPT nonaliasing
instruction cache
[    0.000000] Machine: ARM-RealView PBX
[    0.000000] Ignoring unrecognised tag 0x00000000
[    0.000000] bootconsole [earlycon0] enabled
[    0.000000] Memory policy: ECC disabled, Data cache writealloc
[    0.000000] On node 0 totalpages: 32768
[    0.000000]   DMA zone: 256 pages used for memmap
[    0.000000]   DMA zone: 0 pages reserved
[    0.000000]   DMA zone: 32512 pages, LIFO batch:7
[    0.000000] PERCPU: Embedded 7 pages/cpu @c0556000 s6272 r8192 d14208
u32768
[    0.000000] pcpu-alloc: s6272 r8192 d14208 u32768 alloc=8*4096
[    0.000000] pcpu-alloc: [0] 0
[    0.000000] Built 1 zonelists in Zone order, mobility grouping on.
Total pages: 32512
[    0.000000] Kernel command line: earlyprintk console=ttyAMA0
lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
[    0.000000] PID hash table entries: 512 (order: -1, 2048 bytes)
[    0.000000] Dentry cache hash table entries: 16384 (order: 4, 65536
bytes)
[    0.000000] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
[    0.000000] Memory: 128MB = 128MB total
[    0.000000] Memory: 125408k/125408k available, 5664k reserved, 0K highmem
[    0.000000] Virtual kernel memory layout:
[    0.000000]     vector  : 0xffff0000 - 0xffff1000   (   4 kB)
[    0.000000]     fixmap  : 0xfff00000 - 0xfffe0000   ( 896 kB)
[    0.000000]     DMA     : 0xffc00000 - 0xffe00000   (   2 MB)
[    0.000000]     vmalloc : 0xc8800000 - 0xf8000000   ( 760 MB)
[    0.000000]     lowmem  : 0xc0000000 - 0xc8000000   ( 128 MB)
[    0.000000]     modules : 0xbf000000 - 0xc0000000   (  16 MB)
[    0.000000]       .init : 0xc0008000 - 0xc0029000   ( 132 kB)
[    0.000000]       .text : 0xc0029000 - 0xc031c044   (3021 kB)
[    0.000000]       .data : 0xc031e000 - 0xc0336b40   (  99 kB)
[    0.000000] Hierarchical RCU implementation.
[    0.000000]     RCU-based detection of stalled CPUs is disabled.
[    0.000000] NR_IRQS:128
[    0.000000] sched_clock: 32 bits at 24MHz, resolution 41ns, wraps every
178956ms
[    0.000000] Console: colour dummy device 80x30
[    0.000000] Calibrating delay loop (skipped) preset value.. 3997.69
BogoMIPS (lpj=19988480)
[    0.000000] pid_max: default: 32768 minimum: 301
[    0.000000] Mount-cache hash table entries: 512
[    0.000000] CPU: Testing write buffer coherency: ok
[    0.000000] Brought up 1 CPUs
[    0.000000] SMP: Total of 1 processors activated (3997.69 BogoMIPS).
[    0.000000] devtmpfs: initialized
[    0.000001] NET: Registered protocol family 16
[    0.000002] Serial: AMBA PL011 UART driver
[    0.000002] dev:uart0: ttyAMA0 at MMIO 0x10009000 (irq = 44) is a PL011
rev3
[    0.000002] console [ttyAMA0] enabled, bootconsole disabled
[    0.000002] console [ttyAMA0] enabled, bootconsole disabled
[    0.000004] bio: create slab <bio-0> at 0
[    0.000004] SCSI subsystem initialized
[    0.000004] libata version 3.00 loaded.
[    0.000005] Switching to clocksource timer3
[    0.000009] NET: Registered protocol family 2
[    0.000009] IP route cache hash table entries: 1024 (order: 0, 4096
bytes)
[    0.000009] TCP established hash table entries: 4096 (order: 3, 32768
bytes)
[    0.000009] TCP bind hash table entries: 4096 (order: 3, 32768 bytes)
[    0.000009] TCP: Hash tables configured (established 4096 bind 4096)
[    0.000009] TCP reno registered
[    0.000009] UDP hash table entries: 128 (order: 0, 4096 bytes)
[    0.000009] UDP-Lite hash table entries: 128 (order: 0, 4096 bytes)
[    0.000009] NET: Registered protocol family 1
[    0.000010] msgmni has been set to 244
[    0.000010] io scheduler noop registered (default)
[    0.000011] CLCD: RealView hardware, XVGA display
[    0.000057] Console: switching to colour frame buffer device 128x48
[    0.000066] brd: module loaded
[    0.000068] loop: module loaded
[    0.000068] scsi0 : pata_platform
[    0.000068] ata1: PATA max PIO0 no IRQ, using PIO polling mmio cmd
0x18000000 ctl 0x18000100
[    0.000069] slram: not enough parameters.
[    0.000069] mousedev: PS/2 mouse device common for all mice
[    0.000069] TCP cubic registered
[    0.000069] NET: Registered protocol family 17
[    0.000069] VFP support v0.3: implementor 41 architecture 4 part 30
variant a rev 0
[    0.000330] ata1.00: ATA-7: M5 IDE Disk, , max UDMA/66
[    0.000330] ata1.00: 1048320 sectors, multi 0: LBA
[    0.000330] ata1.00: configured for PIO
[    0.000330] scsi 0:0:0:0: Direct-Access     ATA      M5 IDE Disk
n/a  PQ: 0 ANSI: 5
[    0.000330] sd 0:0:0:0: [sda] 1048320 512-byte logical blocks: (536
MB/511 MiB)
[    0.000330] sd 0:0:0:0: [sda] Write Protect is off
[    0.000330] sd 0:0:0:0: [sda] Mode Sense: 00 3a 00 00
[    0.000330] sd 0:0:0:0: [sda] Write cache: disabled, read cache:
enabled, doesn't support DPO or FUA
[    0.000331]  sda: sda1
[    0.000331] sd 0:0:0:0: Attached scsi generic sg0 type 0
[    0.000331] sd 0:0:0:0: [sda] Attached SCSI disk
[    0.001111] input: AT Raw Set 2 keyboard as
/devices/fpga:kmi0/serio0/input/input0
[    0.003889] input: touchkitPS/2 eGalax Touchscreen as
/devices/fpga:kmi1/serio1/input/input1
[    0.003924] VFS: Mounted root (ext2 filesystem) on device 8:1.
[    0.003924] devtmpfs: mounted
[    0.003924] Freeing init memory: 132K
init started: BusyBox v1.15.3 (2010-05-07 01:27:07 BST)
starting pid 331, tty '': '/etc/rc.d/rc.local'
warning: can't open /etc/mtab: No such file or directory
Thu Jan  1 00:00:02 UTC 1970
S: devpts
Thu Jan  1 00:00:02 UTC 1970
16 queens on a 16x16 board...





On Tue, Jun 12, 2012 at 5:32 PM, Ira Ray Jenkins <[email protected]>wrote:

> Since I can't see the terminal output, my assumption is that everything is
> running fine. The warnings and such are all expected/known. On my setup,
> using the Bbench images for Android Gingerbread and ICS, gem5.opt boots in
> about 30 minutes - 1 hour, your mileage may vary. You aren't running a
> benchmark from your command line, so I will assume either 1) nothing is
> wrong, the machine is booted - vnc or m5term to see or 2) something is
> wrong with your disk image and it hangs during the boot. I am inclined to
> think #1.
>
> -- Ray
> Sent from my iPhone
>
> On Jun 12, 2012, at 4:53 PM, Bojun Ma <[email protected]> wrote:
>
> Hi,all
>     I met some trouble in ARM_FS mode.
>     When I run a test simulation follow wiki document
>     build/ARM_FS/gem5.opt -d /tmp/output configs/example/fs.py
>
>     It shows like this:
>     gem5 Simulator System.  http://gem5.org
> gem5 is copyrighted software; use the --copyright option for details.
>
> gem5 compiled May 30 2012 22:43:45
> gem5 started Jun 11 2012 18:58:36
> gem5 executing on bojun-desktop
> command line: build/ARM_FS/gem5.opt -d /tmp/output configs/example/fs.py
> Global frequency set at 1000000000000 ticks per second
> info: kernel located at:
> /home/bojun/GEM5/gem5-stable-549b72de8f72/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
> info: Using bootloader at address 0x80000000
> Listening for system connection on port 5901
> Listening for system connection on port 3456
> 0: system.remote_gdb.listener: listening for remote gdb #0 on port 7000
> **** REAL SIMULATION ****
> info: Entering event queue @ 0.  Starting simulation...
> warn: The clidr register always reports 0 caches.
> warn: clidr LoUIS field of 0b001 to match current ARM implementations.
> warn: The csselr register isn't implemented.
> warn: The ccsidr register isn't implemented and always reads as 0.
> warn:     instruction 'mcr bpiallis' unimplemented
> warn:     instruction 'mcr icialluis' unimplemented
> warn:     instruction 'mcr dccimvac' unimplemented
> warn:     instruction 'mcr dccmvau' unimplemented
> warn:     instruction 'mcr icimvau' unimplemented
> warn: LCD dual screen mode not supported
> warn: Returning thumbEE disabled for now since we don't support CP14config
> registers and jumping to ThumbEE vectors
> warn:     instruction 'mcr icialluis' unimplemented
> warn:     instruction 'mcr bpiallis' unimplemented
>
> And it seems hang on it forever(over 24 hours). I try to use midterm, but
> can not figure out what problem is this.
> I really need some help.
> Thanks in advance.
>
>
> ---------- Forwarded message ----------
> From: Bojun Ma <[email protected]>
> Date: Mon, Jun 11, 2012 at 5:44 PM
> Subject: Questions about running SPEC benchmarks in FS mode
> To: gem5 users mailing list <[email protected]>
>
>
> Hi,all
>     I need to run SPEC CPU2000 in FS mode with multi cores system(4 cores
> at this moment). I choose ARM_FS. From the document from wiki, I downloaded:
>
>     ARM New Full System 
> Files<http://www.m5sim.org/dist/current/arm/arm-system-2011-08.tar.bz2>-- 
> Pre-compiled Linux kernel, and file systems, and kernel config files.
> This includes both a cut-down linux and a full ubuntu linux
>
>     Put it under the main directory of gem5.
>
>     I also created a new bigger disk image following the
> http://gem5.org/Ubuntu_Disk_Image_for_ARM_Full_System
>
>
>     I am confused about the steps to running SPEC in FS mode.
>
>     From my understanding of Running SPEC in ARM_FS mode, I need
>     1. copy all arm binaries of SPEC 2000 benchmarks  and the input set to
> the disk image.
>
>         Question: Is there any requirement for the SPEC directory
> structure I need to create in disk image?
>
>     2.Enable smp support
>
>         Question: how to realize smp support?
>
>     3. "build the boot loader in system/arm and place it somewhere gem5
> can find it."
>
>          Question: I saw this from a previous topic" ARM MP FS" in gem5
> mail list, however I am not quite clear of what does it  really mean.
>
>                         In system/arm , there is a sub directory
> "simple_bootloader", what is the function of this? Can I use it directly
> instead of building a new boot loader?
>
>     4.Command line:
>        build/ARM_FS/gem5.opt   configs/example/fs.py   -n NUM_CPUS
> --script= runscript.rcs --detailed --caches
>
>        I think I should include the simulation information like which
> benchmark to running and which input file to use in the .rcs file, is that
> right?
>        Is there any reference and guide about how to write the
> runscript.rcs file for SPEC benchmark in FS mode?
>        If the command line I mentioned is wrong, what should be the right
> command line for running SPEC benchmark in FS mode?
>
>     5. There is a directory "boot" under gem5/configs. It included several
> .rcs file. Is it for FS mode simulation? What is the function of them?
>
>
>
>        Thanks in advance.
>        Any suggestion for running SPEC benchmark in FS mode is appreciated.
>
>
> Bojun Ma
>
>
>
> _______________________________________________
> gem5-users mailing list
> [email protected]
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
>
> _______________________________________________
> gem5-users mailing list
> [email protected]
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to