Hi all, I am trying to track all the PC accesses in O3 CPU model. I see that there is one PC maintained in fetch stage, and one in commit stage. I assume the fetch stage PC represents the actual PC, can some please confirm this?
I can see that commit stage's PC is forwarded to fetch stage when squashing is required and fetch stage PC is updated accordingly. Are there any other cases where fetch stage PC is updated based on commit stage PC? -- Regards, Abhishek Rhisheekesan CIDSE, Arizona State University
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
