Hi, All
The L1 and L2 caches are connected via Interconnections. I specify the
latency of the transitions in SLICC file to 1 cycle when L1 send message to L2.
But still the latency of the message delivery can be many more than 1 cycle.
My question is how to specify the latency between L1 and L2 cache
Connected via interconnect network.
Thanks!_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
