On Fri, 21 Sep 2012, [email protected] wrote:
Hi All,
How can I force writebacks of all the dirty cache lines after my program have
finished running in the simulator. What I mean is that after the program
finishes execution, the status of the last level cache will have some dirty
cache lines and I want to force those cache lines to be written back to main
memory and add this to the trace of the program. Is there some kind of flush
or trash instruction to do this? or some command line option? Any help or
advice is much appreciated.
I think there are instructions in x86 ISA that flush one cache line at a
time. IIRC, x86 in gem5 does not support that instruction. You can always
implement such an instruction on your own using pseudo ops. The main issue
would be implementing the memory side behavior. Ruby memory system
supports flush requests (only works for the MOESI hammer protocol). I am
not aware if the classic memory system does that. But it is possible to
implement it.
--
Nilay
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
