Hi I am simulating with following script
"-n4 --timing --ruby --caches --cacheline_size=8 --l1d_assoc=2 --l2_assoc=2
--l1d_size=32kB --l2_size=2MB"
Is my L2 is Private for processor or Shared?

I am bit confused as going through CacheConfig.py
"
 if options.l2cache:
            system.cpu[i].connectAllPorts(system.tol2bus, system.membus)
        else:
            system.cpu[i].connectAllPorts(system.membus)
"
This is Defining new L2 for each processor or just connecting Poressor's L1
to shared L2?
-- 
Cheers...........
Mann
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to