Hi Nilay,

Thanks for ur mail.

No my configuration will be

1. Private L1 cashes with shared L2 in bus based clusters with a
write-through read policy.

2. Shared L2s distributed in a NoC interconnection manner with Directory
based write-back coherency with memory.

Thank you very much,
Preethi



On Wed, Jan 23, 2013 at 1:42 PM, Nilay <[email protected]> wrote:

> several cores share the L1 cache which is connected to a bus along
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to