Hi Aditya,
The code expert you included looks fine. Could you verify that it is only done
once? If it used to say tol2bus.slave = membus.master then it should be
absolutely fine.
Also note that the trace file from the CommMonitor is encoded using google
protobuf (for size and performance reasons).
Let me know if things are still not working.
Andreas
From: Aditya Deshpande
<[email protected]<mailto:[email protected]>>
Reply-To: gem5 users mailing list
<[email protected]<mailto:[email protected]>>
Date: Thursday, 16 January 2014 23:22
To: "[email protected]<mailto:[email protected]>"
<[email protected]<mailto:[email protected]>>
Subject: [gem5-users] CommMonitor Help
Hi,
I want to trace memory requests from CPU to various levels of cache. I am using
x86 architecture with SE mode and classic memory system. Could anyone give an
example of commMonitor() call that needs to be used or some pointers for the
same.
>From various posts to the mailing lists, I understand I need to add
>commMonitor in /config/common/CacheConfig.py, I added a commMonitor there but
>it resulted in core-dump or fatal : system.membus has two ports with the same
>range:
system.monitor2 = CommMonitor(trace_file="cachetrace.txt")
system.monitor2.master = system.tol2bus.slave
system.monitor2.slave = system.membus.master
Regards,
Aditya
-- IMPORTANT NOTICE: The contents of this email and any attachments are
confidential and may also be privileged. If you are not the intended recipient,
please notify the sender immediately and do not disclose the contents to any
other person, use it for any purpose, or store or copy the information in any
medium. Thank you.
ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered
in England & Wales, Company No: 2557590
ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ,
Registered in England & Wales, Company No: 2548782
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
