Hi everybody,
In stats file, I can find "dcache.WriteReq_accesses" corresponding to
the number of write request accesses in D-Cache. However, there is no
such results for I-Cache. As far as I know, a number of writes has to
occur to cache instructions of the application from Main Memory to
I-Cache. So, am I missing something ? Or are there other results in
stats file that can inform us about I-Cache write accesses ?
Thanks
--
Cordialement / Best Regards
SENNI Sophiane
Ph.D. candidate - Microelectronics
LIRMM - www.lirmm.fr
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
