How can I configure how many cache misses are required before the pipeline is actually stalled? I can't find the parameter that needs to be changed...
(I'm using an out-of-order model of the ARM processor).
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
