Hi I am not really familiar with the Ruby memory system, it looks like that the l1 and l2 cache are auto-generated based on the /src/mem/ruby/system/CacheMemory, and the .sm file just create the cache during compilation.
Since this cache source code is shared between the l1 and l2, is it possible to make changes that is specific to the l2 cache? Another question is that does the source code under src/mem/cache/* even get used anywhere? I set up breakpoint in those files, but for the benchmarks I executed, it never hit those breakpoints. I am using the o3 cpu model. Thanks Da
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
