Hello! I'am studying the file src/mem/simple_dram.cc and confused by the functional and timing access. It seems that the functional access recvFunctional() is called first during which a memcpy() accesses data in DRAM; then the timing one recvTiming() is called to calculate latency. While each timing access is preceded by a functional access, the first hundreds of functional accesses at Tick 0 are not followed by timing accesses. I am confused by the memory access calling methods. Could anyone give me a hint on that? Thanks for your assistance. -------------------------------- Department of Microelectronics and Nanoelectronics in Tsinghua University Class 02 Li Jiakun
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
