It can be a significant effort to correlate a set of gem5 configurations to a specific target, the following work did for a A-15 based platform, http://web.eecs.umich.edu/~atgutier/papers/ispass_2014.pdf
Jack Jack Harvard On Mon, Mar 24, 2014 at 11:14 AM, Stian Hvatum <[email protected]> wrote: > Hi, > I am trying to model a single Cortex-A9 as featured in the Exynos4412 > using this configuration: http://pastebin.com/t1AU4D7H > > I wonder if someone else has modelled a similar processor or has any > knowledge about the parameters, and is able to help me with the > configuration. Using the current configuration I get some performance > discepancy compared to the real hardware. The configuration string used to > run gem5 (stable) is the following: > > {..}gem5.opt --debug-flags=Cache,MemoryAccess,Exec,-ExecSymbol > --remote-gdb-port=0 --debug-file=trace.out -d m5out/add-adc > {..}configs/example/se.py -c bin/binary --cpu-type=exynos_4412p > --mem-type=LPDDR2_S4_1066_x32 --sys-clock=400MHz --cpu-clock=1700MHz > --num-l3caches=0 --caches --l2cache --l2_assoc=16 --l1d_size=32kB > --l2_size=1MB --mem-size=2048MB > > Small loops with integer operations are slightly faster on hardware (~ > 25%), while general benchmarks are slightly faster in the simulator (~ > 25%). I wonder if this might be due to memory misconfiguration and that the > Fast-loop-mode featured in the Cortex-A9 seems to be missing from gem5? > > Best regards, > Stian Hvatum > _______________________________________________ > gem5-users mailing list > [email protected] > http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users >
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
