Hi, I am making changes to the memory system in dram_ctrl.cc . Once a packet reads a data, I am not responding back immediately - but after I collect few more packets. I am storing them in a separate queue (the dram_pkt is also deleted from the respQueue). Once the separate queue becomes full, I am responding back all the packets at once using port.schedTimingResp(pkt, curTick() + latency); latency added accordingly to each packet. simulate() limit is getting reached very early - & I am guessing its because cpu got stalled waiting for a memory request that never got serviced.
Is the port dropping any packets? How do I overcome this problem? Any pointer will be of great help -- *thanks®ards* *BISWABANDAN* http://www.cse.iitm.ac.in/~biswa/ “We might fall down, but we will never lay down. We might not be the best, but we will beat the best! We might not be at the top, but we will rise.”
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
