Hi I am working with ARM SE mode.
Suppose we have: ldr r4,[r2,#8] add r1 r4,r1 It looks to me that the dependent add instruction is woken up only after load instruction is written back to memory. Also write back of load instruction happens after commit. I would like to know if this is correct. Thanks
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
