Hello everyone, I am trying to track accesses to the shared L2 cache made by different cores in the Classic memory model.
I have been able to track insertions due to demand misses using pkt->req->contextId in the handleFill function, but haven't been able to identify the source of writeback requests (contextId = -1). I have tried to use blk->srcMasterId, but I am unable to attribute the result to the core that was responsible for the writeback. Can someone guide me on how to go about doing this? Best Regards, Arun
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
