Hi, I'm having trouble in locating read and write access types for every memory reference in tlb in the gem5 source code. I need trace file that shows virtual and logical address of each instruction along with whether that instruction is a read or a write. Is there any definition for memory access in the code so I can print it in the trace file? Thanks ~Anay
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
