I want to set some parameters to use the DRAM with an O3_ARM_v7a (cortex-A9), So, I had a look on the src/mem/DRAMCtrl.py and i found the parameters that I can play with except for the latency, these are the desired parameters:
*Size* = 256 MB *Clock* = 400 MHz *Latency* = 65 and this how I instantiated DRAM in O3_ARM_v7a.py: #DRAM memoryclass O3_ARM_v7aRAM(DRAMCtrl): device_size = '256MB' static_frontend_latency = '10ns' static_backend_latency = '10ns' device_bus_width = 8 burst_length = 8 device_rowbuffer_size = '1kB' devices_per_rank = 8 ranks_per_channel = 2 banks_per_rank = 8 tCK = '0.75ns'# 400MHz ... I kept changing the static latencies but i'm always getting the same memory access average latency: system.mem_ctrls.avgMemAccLat 21169.35 this is what i do everytime : 1) change the parameters in O3_ARM_v7a.py and save it 2) execute this command: build/ARM/gem5.opt configs/example/se.py --cpu-type=detailed -n 1 --cpu-clock=800MHz --caches --l2cache -c /home/anoir/workspace/fft/fft Am I doing something wrong or what? can someone help me? -- *Anouar NECHI*
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
