Is it possible to split up a single L3 into different slices/regions (similar to Xeon processors) in the classical memory model?
Thanks.
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
