Hi there, Since the last time that the "status matrix" page was updated is more than a year ago, I thought I would ask if it still reflects current status?
More specifically, I'm interested to know if X86 is supposed to work reliably with any of the timing CPUs in SE mode. Thanks, Majid
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
