Hi, dear users in my master thesis, i want to implement rank-partitioning algorithm (Fixed Service policies ..., micro 2015) for mitigating timing channel in shared dram_controller. my question is that in dram_ctrl.cc file we have a function called decodeaddr().in this function there are three different mapping algorithms. if we want to map the packets of each core to different rank of memory, is it possible that easily set ourfavorite rank_id to each dram_packet in these algorithms? but i am worry about two different packets by this method map to same location. so another solution came to our mind. we define new mapping in dram_ctrl.hh such that the most significant part of address refers to rank. also in python configuration file, we should set the address ranges of each local data_caches to refer isolated part of memory consecutively. by this method i think not any different packets map to same location of memory and also we could partition each core's range_address to different rank.
Thanks a lot due to reading my email.appreciate any suggestion for advancement. ashkan asgharzadeh
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
