Dear list,

I am using the full-system simulation of gem5 to analyze the cache access
of some x86 binary code. I have been able to add a monitor between the CPU
and the L1 data cache to track all the cache access when executing the
binary code on the simulated OS.

Currently, I am thinking to go one step further and dump the cache state
during the execution of the binary code. After a quick search online, I am
unable to find some useful information, and I am wondering if it is
actually possible to do so..?

Could anyone provide some pointers regarding this task? Thank you in
advance!

Sincerely,
Shuai
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to