Hi all, I am trying to build a system where processors are connected (via a crossbar) to multiple caches having interleaved address ranges. These caches are each connected to one channel of an HBM. How do I interleave the address ranges over the caches and how do I connect them to an HBM memory?
Your help is highly appreciated! Subhankar Pal
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
