Hi All, I tried to simulate simple.py with DerivO3 CPU and got the following error:
command line: build/X86/gem5.opt configs/tutorial/simple.py Beginning simulation! info: Entering event queue @ 0. Starting simulation... gem5.opt: build/X86/mem/xbar.cc:190: bool BaseXBar::Layer<SrcType, DstType>::tryTiming(SrcType*) [with SrcType = SlavePort; DstType = MasterPort]: Assertion `std::find(waitingForLayer.begin(), waitingForLayer.end(), src_port) == waitingForLayer.end()' failed. Program aborted at tick 5734000 It works fine with TimingSimpleCPU but giving error with DerivO3CPU. Any ideas why this error pops up, which was not the case previously? Thanks Muzamil
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
