Hi all,
I am trying to simulate the GDDR5 model (GDDR5_4000_2x32) in src/mem/DRAMCtrl.py and I am facing with the assertion below *gem5.opt: build/ARM/mem/dram_ctrl.cc:2107: void DRAMCtrl::Rank::processWakeUpEvent(): Assertion `(pwrState == PWR_ACT_PDN) || (pwrState == PWR_PRE_PDN) || (pwrState == PWR_SREF)' failed.* Can anybody help me solve this error? Thank you, Farzaneh
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
