My question is simple if there are two packets wants to access L1 cache in a system of 2 level cache and cpu is o3. Will packet 2 has to wait for packet 1 to get its response(packet 1) from L2 in case of L1 cache miss and L2 cache hit? What happen if its L2 miss?
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
