Greetings, I would like to know if gem5 currently implements all corresponding memory consistency models according to the chosen ISA. For instance, if I compile gem5 with ARM ISA, will the simulation allow weak ordering or will it be stricter? Does the coherence protocol on the Ruby Memory System affect the allowed reorderings?
Also on this topic, is there any protocol implementation using non-multiple-copy atomic stores? Thanks in advance, Marleson Graf
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
