Hi all, I want to detect instructions that causes cache miss in data cache and to know its latency to memory access.
I would like to know if there is a simple way to do it. I already tried to see the output from different debug-flags like: Cache, O3CpuAll, LSQUnit. I also have tried to compute the time that memory instructions took in the execution stage by modifying it. In case the time was higher than hit latency, then i assume that instruction caused a cache miss. However, this approach doesn't work for all situations. thanks in advance
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
